



# Performance Analysis of Multi-radio Transmitter with Polar or Cartesian Architectures associated with High Efficiency Switched-Mode Power Amplifiers.

Geneviève Baudoin, Martine Villegas, Martha Suarez, Antoine Diet, Fabien Robert

## ► To cite this version:

Geneviève Baudoin, Martine Villegas, Martha Suarez, Antoine Diet, Fabien Robert. Performance Analysis of Multi-radio Transmitter with Polar or Cartesian Architectures associated with High Efficiency Switched-Mode Power Amplifiers.. *Radioengineering*, 2010, 19 (4), pp.470-478. hal-00553234

**HAL Id: hal-00553234**

**<https://hal.science/hal-00553234>**

Submitted on 6 Jan 2011

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

*Invited paper*

# Performance Analysis of Multiradio Transmitter with Polar or Cartesian Architectures Associated with High Efficiency Switched-Mode Power Amplifiers

Geneviève BAUDOIN<sup>1</sup>, Martine VILLEGAS<sup>1</sup>, Martha SUAREZ<sup>1</sup>, Antoine DIET<sup>2</sup>, Fabien ROBERT<sup>1,3</sup>

<sup>1</sup> Université Paris-Est, ESYCOM, ESIEE Paris BP99 93162 Noisy Le Grand Cedex France

<sup>2</sup> UMR 8506, L2S-DRE, Université PARIS-SUD 11, CNRS, SUPELEC, Plateau du Moulon, 91192 Gif S/ Yvette

<sup>3</sup> ST-Ericsson SAS, 12 Rue Jules Horowitz, 38000 Grenoble, France

g.baudoin@esiee.fr, m.villegas@esiee.fr, suarezm@esiee.fr, antoine.diet@lss.supelec.fr, robertf@esiee.fr

**Abstract.** *This paper deals with wireless multi-radio transmitter architectures operating in the frequency band of 800 MHz – 6 GHz. As a consequence of the constant evolution in the communication systems, mobile transmitters must be able to operate at different frequency bands and modes according to existing standards specifications. The concept of a unique multiradio architecture is an evolution of the multistandard transceiver characterized by a parallelization of circuits for each standard. Multi-radio concept optimizes surface and power consumption.*

*Transmitter architectures using sampling techniques and baseband  $\Sigma\Delta$  or PWM coding of signals before their amplification appear as good candidates for multiradio transmitters for several reasons. They allow using high efficiency power amplifiers such as switched-mode PAs. They are highly flexible and easy to integrate because of their digital nature. But when the transmitter efficiency is considered, many elements have to be taken into account: signal coding efficiency, PA efficiency, RF filter. This paper investigates the interest of these architectures for a multiradio transmitter able to support existing wireless communications standards between 800 MHz and 6 GHz. It evaluates and compares the different possible architectures for WiMAX and LTE standards in terms of signal quality and transmitter power efficiency.*

## Keywords

Multiradio transmitter, high-efficiency RF transmitter, polar transmitter architectures, Cartesian transmitter architectures, class E power amplifier,  $\Sigma\Delta$  coding, PWM coding, WiMAX, LTE.

## 1. Introduction and Context

Wireless communications systems including cellular communications, personal area networks (PANs), local area networks (LANs) and metropolitan area networks (MAN) have presented a considerable development in

recent years and keep evolving constantly. Coexistence of different wireless standards on a same device is necessary to satisfy the users who expect mobility, ubiquitous connection and high data rates at the same time. This coexistence should not increase the size of the device or reduce its battery life. The goal of this evolution is to reduce the number of external components and to increase the integration in the low-cost CMOS technology. Another stage which pursues the evolution towards the cognitive radio and implies flexibility of each stage of the communication chain is the cognitive Multi-Radio. Instead of including an independent architecture for each standard, universal transmitter architecture capable of generating all the different standards waveforms seems to be the best solution (especially in terms of consumed power and surface occupation). This concept is known as multi-radio transmitter. Cognitive Multi-Radio has the capability of the multistandard concept and moreover it is capable to perform an efficient environment spectrum scanning and react to the environment conditions choosing the appropriated communication standard. At present, we envisage a cognitive multi-radio able to support existing wireless communications standards between 900 MHz and 6 GHz. Principal parameters to consider in a multi-radio signal for each standard are bandwidth, power dynamic range and envelope magnitude range (expressed by the Peak to Average Power Ratio – PAPR) which depend on the modulation type. From the mobile multi-radio transmitter point of view, key aspects to consider are power efficiency and linearity. Moreover, transmitted signal is limited to the frequency band assigned by local regulation and must respect established limits of adjacent channel power ratio (ACPR) and power spectrum emission mask. If required, transmitter must be able to adjust its output power over a defined range. Multi-radio architecture should handle variations of previously enounced parameters respecting all standards requirements.

To overcome the implementation design complexity, linearization methods or highly linear non-constant envelope architectures able to transmit high PAPR signals must be investigated. In this context, different constant envelope

architectures (CEAS) have been proposed. In these architectures, the input of the power amplifier (PA) is a constant envelope signal even if the useful signals at the input and output of the transmitter have a time varying envelope. The potential interest of such architectures is to allow the use of high efficiency power amplifiers such as switched-mode PAs. But in order to regenerate the original varying envelope signal, an RF filter is most of the time necessary at the output of the PA. Therefore when efficiency is considered, many elements have to be taken into account: signal coding efficiency, PA efficiency, RF filter.

Among the CEAS transmitter architectures, we can distinguish at least 3 kinds of approaches. In the first one, the signal envelope (i.e. its magnitude) is used to modulate in amplitude the PA power supply such as EER (envelope elimination and restoration) [1], [2], envelope tracking [3], [2] and the different kinds of dynamic power supply techniques [2] or polar lite architectures [4]. In the second one such as LINC (Linear amplification with non-linear component) [5] or CALLUM (Constant Amplitude Locked Loop Universal Modulator) [6], the original signal with time varying envelope is decomposed in a sum of 2 constant envelope signals that are amplified by two identical PA and recombined at the output of PAs. In the third one, the time varying original signal is sampled and coded into a 2-level signal [7] to generate a constant envelope signal. These different approaches can be combined such as in EER-LINC architectures [8].

In this paper, we focus on RF Transmitters with switched-mode PA and CEAS architectures using sampling techniques and baseband  $\Sigma\Delta$  or PWM coding of signals and we analyze their interest for multiradio transmitters. In section 2, we present the principles of polar and cartesian sampled CEAS architectures with baseband  $\Sigma\Delta$  or PWM coding. In section 3, we describe the results obtained by simulation for the different architectures and compare the different approaches from the point of view of signal quality and power efficiency. This section is split in 2 parts: the first one analysis the quality of the reconstructed signal in the case of an ideal PA and the second one presents the results with a switched class E PA.

## 2. Principles of Constant Envelope Architectures using Sampling Techniques

In the following, we will call “original signal” the signal at the input of the transmitter that has potentially a time varying envelope. CEAS architectures using sampling technique (that we will note CEAS) rely on the coding of the original signal into a constant-envelope signal that is usually a two-level signal from which the original signal can be restored by a filtering operation. We will call this signal the “coded signal”. The coding operation is sometimes called modulation. The most frequent coding techniques are PWM (Pulse Width Modulation) and  $\Sigma\Delta$

modulation (or coding). These coding techniques take profit of an oversampling operation before the two-level coding.

Historically, the first CEAS architecture using sampling techniques is the LIST architecture (Linear amplification using sampling technique) that was proposed by Cox [7]. The LIST architecture is described in Fig. 1.




Fig. 1. LIST architecture proposed by Cox [7].

The real and imaginary parts of the complex envelope of the original signal are oversampled and coded by delta coders. These two coded signals modulate in amplitude two carriers in quadrature. The resulting frequency transposed signals have a constant envelope. They are amplified by two high efficiency PAs whose output are summed. Finally, the signal is filtered by a pass-band filter to regenerate the amplified original signal. One of the critical point of the LIST architecture is the efficient combining of the outputs of the two PAs.


The signal to noise ratio (SNR) after the signal reconstruction depends on the oversampling ratio. Typically with the LIST approach, for an SNR of 55 dB, it should be greater than  $200B$  where  $B$  is the signal bandwidth.

A general question for CEAS architectures is the bandwidth  $B$  of the output RF bandpass filter signal to consider. In a multi-channel system, the bandwidth  $B$  should be the total bandwidth of the system and not the bandwidth of a single channel. This allows using the same RF bandpass filter whatever the channel but of course it increases the necessary oversampling frequency.

New CEAS architectures have been proposed in the literature using PWM or  $\Sigma\Delta$  modulation. We can distinguish two approaches, depending on whether the RF or the baseband signals are coded.

Fig. 2 illustrates the case where the RF signal is coded [9]. In this architecture the RF modulated signal is directly coded by a bandpass  $\Sigma\Delta$  [10] or PWM modulator. This approach is based on a 1 bit quantization of the RF modulated signal. Resulting constant envelope signal drives a Switched mode PA followed by a band-pass filter in order to reduce  $\Sigma\Delta$  noise. The main difficulty of this approach is the necessary sampling frequency that is typically equal to 4 times the carrier frequency for the bandpass  $\Sigma\Delta$  modulator. In the case of high frequency carrier (typi-

cally above 2 GHz) it is still very difficult or impossible to realize coders at such high frequencies.




**Fig. 2.** Principle of CEAS architecture with coding of the RF signal showing the spectrum shapes (psd power spectral density) of signals.

There are several possible baseband approaches depending on how the complex envelope is processed. They differ in particular on whether cartesian or polar coordinates are processed and on whether PWM or  $\Sigma\Delta$  coders are used. We can therefore distinguish: polar  $\Sigma\Delta$ , Cartesian  $\Sigma\Delta$ , polar PWM and Cartesian PWM architectures. And for each of these architectures, different electronic implementations can be proposed. In the following, we will note  $z(t)$  the complex envelope,  $z_I(t)$ ,  $z_Q(t)$  its Cartesian coordinates and  $\rho(t)$ ,  $\varphi(t)$  its polar coordinates, with the following relation:

$$z(t) = z_I(t) + jz_Q(t) = \rho(t) \exp(j\varphi(t)). \quad (1)$$

## 2.1 Principles of Polar $\Sigma\Delta$ or PWM CEAS Architectures

Two approaches have been originally proposed for polar  $\Sigma\Delta$  or PWM CEAS transmitters [11], [12]. In this paper we focus on the first one, which uses a “ $\pm a$  1-bit  $\Sigma\Delta$  or PWM coder” (2 opposite level output). It is presented in Fig. 3 extracted from [11]. In the figures of this section, we represent a 1-bit  $\Sigma\Delta$  coder but it can be replaced by a PWM coder.



**Fig. 3.** Polar CEAS architecture.

In this architecture, envelope and phase restoration is carried out in baseband before the power amplifier.

In a polar CEAS architecture, data are mapped following a given modulation to generate the complex envelope  $z(t)$ . The resulting complex envelope is decomposed in


its polar coordinates and the baseband envelope and phase signals  $\rho(t)$ ,  $\cos(\varphi(t))$ ,  $\sin(\varphi(t))$  are constructed. Then, the envelope signal  $\rho(t)$  is coded by a low-pass  $\Sigma\Delta$  or PWM modulator and the output of the 1-bit coder is a two-level constant envelope signal noted  $\rho_{coded}(t)$  with  $\rho_{coded}(t) = \pm a$ . We will call coded envelope, the signal  $\rho_{coded}(t)$ . Phase signal  $\exp(j\varphi(t))$  and coded envelope are recombined to form a constant envelope signal  $\rho_{coded}(t) \exp(j\varphi(t))$ . This signal is frequency up-converted with at the carrier frequency  $f_c$  (with  $\omega_c = 2\pi f_c$ ) to form the RF modulated signal  $x(t)$ :

$$\begin{aligned} x(t) &= \Re(\rho_{coded}(t) \exp(j\varphi(t)) \exp(j\omega_c t)), \\ &= \rho_{coded}(t) (\cos(\varphi(t)) \cos(\omega_c t) - \sin(\varphi(t)) \sin(\omega_c t)), \\ &= \rho_{\Sigma\Delta}(t) \cos(\omega_c t + \varphi(t)). \end{aligned} \quad (2)$$

The RF modulated signal  $x(t)$  is sent to the power amplification. As  $x(t)$  is a constant envelope signal, linearity requirements are relaxed for the PA and a switched mode PA can be used. Delay mismatch is not as severe issue as in the classical EER [13] architecture. Amplified signal is finally filtered.

To keep  $\Sigma\Delta$  modulator stability, an input level controller must be included at the input of the  $\Sigma\Delta$  modulator.

Different electronic implementation can be applied for this architecture. We can generate the two signals  $\rho_{coded}(t) \cos(\varphi(t))$  and  $\rho_{coded}(t) \sin(\varphi(t))$  in a digital way. Therefore, two digital-to-analog converters are necessary before the RF IQ modulator as depicted in Fig. 4. DACs sampling frequency is chosen according to the  $\Sigma\Delta$  or PWM frequency. It has to be high enough to avoid  $\Sigma\Delta$  or PWM noise overlapping. Targeted communication standards in new cellular systems and wireless local area network require high  $\Sigma\Delta$  or PWM frequencies and therefore significant sampling frequency for DACs.



**Fig. 4.** Polar CEAS architecture with digital I and Q signals.

A second possible implementation of the architecture is presented in Fig. 5. The output of the low-pass  $\Sigma\Delta$  or PWM modulator is analog. The digital phase (or instantaneous frequency) signal is converted to analog and then modulated to the carrier frequency with a modulated PLL. Finally constant envelope and phase signals are recombined.

The advantage of this approach compared to the first one is that it requires only one DAC. Furthermore, DAC frequency requirements are mitigated. But the bandwidth

of the phase signal can be a challenge for the modulated PLL. In that case, the modulated PLL can be replaced by an IQ modulator but two DAC are necessary to generate  $\cos(\phi(t))$  and  $\sin(\phi(t))$ .




Fig. 5. Polar  $\Sigma\Delta$  architecture with modulated PLL.

In the first architecture, modulation to the carrier frequency is performed by the IQ modulator block with help of an analog mixer. Similarly, the second architecture makes use of an analog multiplier to recombine envelope and phase.

A third possible architecture (see Fig. 6) proposes to generate a digital carrier and then to replace the analog mixer by a digital one, like an AND gate for example. We will refer in that case to digital mixed signal.




Fig. 6. Polar  $\Sigma\Delta$  architecture with digital mixing.

We consider that digital mixing is advantageous for polar sigma delta architecture, not only it offers all the typical advantages of a digital signal treatment but it also offers IC integration.

Synchronization between envelope and phase signals is a critical aspect in polar architectures. To overcome this problem, it is suggested in this third approach to use the same frequency generator for the ADPLL reference and for the  $\Sigma\Delta$  or PWM modulator. This is a practical implementation because only one frequency generator is needed in the architecture.

Some studies on a fully digital implementation based on a radio-frequency DAC are presented in [14].

## 2.2 Principles of Cartesian $\Sigma\Delta$ or PWM CEAS Architectures

Instead of using polar coordinates, we have proposed to separate base-band modulated signal into its In-Phase and Quadrature components leading to a “Cartesian” CEAS transmitter architecture [15].

In the proposed Cartesian  $\Sigma\Delta$  or PWM transmitter CEAS architecture data are mapped and treated in base-

band according to the chosen modulation requirements. Resulting signal is separated in its In-Phase (I) and Quadrature (Q) components. I and Q components are non constant envelope signals, so two 1-bit lowpass  $\Sigma\Delta$  or PWM modulators are used to code and transform them in signals varying between  $\pm 1$ . Resulting I and Q coded signals have constant envelope, they are RF modulated and recombined before power amplification. The PA input is then a constant envelope signal. Finally, amplified signal is filtered by a bandpass filter centered at the carrier frequency (Fig. 8).




Fig. 8. Cartesian  $\Sigma\Delta$  transmitter architecture.

## 3. Simulation and Comparison of CEAS Polar and Cartesian Architectures

The polar and cartesian CEAS architectures have been simulated and compared with WiMAX and LTE input signals. Simulations and comparisons have been done first with an ideal PA to evaluate the influence of the sampling frequency on the quality of the reconstructed signal and secondly with a class E switched-mode PA to evaluate the efficiency of the full transmitter. All the simulations were conducted using the Agilent Advanced Design Software (ADS).

### 3.1 Input Signals Used for the Tests

Mobile WiMAX and LTE standards have been adopted for simulations because they support a very demanding modulation in terms of envelope PAPR and bandwidth.

According to the WiMAX forum implementation profiles, four primitive parameters characterize the OFDMA symbol: channel bandwidth ( $BW$ ), number of used subcarriers including data and DC subcarriers ( $N_{\text{used}}$ ), sampling factor ( $n$ ) and cyclic prefix to useful time ratio ( $G$ ) [16]. One of the implementation profiles proposed by the WiMAX Forum was selected for mobile WiMAX simulations: a 10 MHz channel - 1024 FFT size, “ $n$ ” factor and cyclic prefix to useful time ratio  $G$  were fixed to 57/50 and 1/32 respectively. A 64-QAM modulation is considered in simulations to achieve the highest PAPR signal. Obtained symbol rate is 11 Msymb/s.





chosen to be a sub-multiple of the  $\Sigma\Delta$  sampling frequency  $f_{\Sigma\Delta}$ . We have chosen:  $f_{\text{pwm}} = f_{\Sigma\Delta} / 10$ . It is therefore equal to 370 MHz for the WiMAX case and to 196.6 MHz for the LTE case. A sawtooth reference signal has been used. PWM minimum time ( $T_{\text{pwm}}$ ) has been initially fixed to be the same as the  $\Sigma\Delta$  output minimum time ( $T_{\text{os}}$ ). The PWM modulator output signal varies between  $[-A, A]$ .

### 3.5 Simulation Results and Comparison with an Ideal Power Amplifier

The results of this section are obtained with an ideal PA.

**Simulation results for the Cartesian  $\Sigma\Delta$  architecture:** Fig. 10 shows the power spectral densities (psd) of the signals before and after the RF filter for the Cartesian  $\Sigma\Delta$  architecture.




Fig. 10. Signal psd before and after the RF band-pass filter for the Cartesian architecture.

Power mask is respected as it can be verified in Fig. 11 which is a zoom of Fig. 10 around the carrier frequency.




Fig. 11. Transmitted signal spectrum (zoom).

In order to estimate EVM transmitter contribution, an ideal receiver was simulated. EVM is found to be 0.38%.

### Simulation results for the Polar $\Sigma\Delta$ architecture:

This section presents the results obtained with a Polar  $\Sigma\Delta$  transmitter architecture as described by Fig. 3. Simulation parameters are the same as those used for the Cartesian  $\Sigma\Delta$  architecture simulation.

Envelope bandwidth is higher than I and Q signals bandwidth (about 30 MHz instead of 5 MHz). Fig. 12 shows transmitter output spectrum before and after filtering (using the same filter as for the Cartesian architecture). Transmitted signal also respects the power mask and EVM is found to be 0.46%.




Fig. 12. Signal spectrum before and after the band-pass filter for the polar architecture.

**Comparison of the Cartesian and the Polar  $\Sigma\Delta$  architectures:** In conclusion, the polar and Cartesian architectures give similar results from the point of view of signal quality (spectrum and EVM) but the Cartesian architecture is slightly easier to implement.

One advantage of the Cartesian architecture in comparison to the polar architecture is that for the same sampling frequency, OSR can be higher because I and Q signals bandwidth is narrower than envelope bandwidth.

Furthermore, in polar  $\Sigma\Delta$  architecture a Digital to Analog Converter (DAC) is necessary for the phase signal (an ideal one was considered in the simulation). Cartesian architecture doesn't need this extra component because conversion is directly performed by the  $\Sigma\Delta$  modulators (I and Q signals). Besides, a digital mixing architecture as proposed before with a digital carrier and a digital mixer (like an AND gate for example) instead of an analog one, can be directly implemented with the Cartesian architecture. Finally, because I and Q paths in the Cartesian architecture are symmetrical, the Cartesian  $\Sigma\Delta$  architecture is less sensible to mismatching effects than the Polar one.

The results of this comparison are valid only for an ideal PA and do not take into account efficiency aspects that are considered in the next section. In particular it is interesting to analyze the influence of the envelope coding on the PA efficiency in the case of a switched mode PA.

### 3.6 Comparison of the Architectures with a Switched-Mode PA

In order to characterize the architecture with a switched-mode PA, we have designed an amplifier operating in class E. First, we recall the advantages and principles of switched mode amplifiers.

#### Switched-mode PA:

Switched-mode power amplifier (Sw PA) topology has been chosen for efficiency improvement [10]. There are different classes of Sw PAs (D, S, E and F), based on different transistor behavior and reactive elements of the load network. Class D and S are used in pulsed and low-pass applications like audio, and do not provide a bandpass filtering of the signal as needed in wireless communications. Class E and F are suitable for RF applications [2], [20]. Class F PA is based on several resonating networks with high Q factors which are difficult to implement. Class E PA uses an inductor and a shunt capacitor to balance the parasitic output capacitance of the transistor. The topology used to design the amplifier is described below (Fig. 13) and is named “serial inductor”.




Fig. 13. Serial inductor topology of a Class E amplifier.

A high efficiency PA is based on maximum voltage at zero current and vice versa, without any DC power dissipation. From this theoretical hypothesis, it is possible to calculate the optimum value of Class E output network element. In this case, the output of the transistor is supposed to be a short or an open circuit and the quality factor ( $Q$ ) of  $C_0$ - $L_0$  is considered as infinite (perfect filtering conditions). In the signal provided by the architecture, information appears around the fundamental frequency and most of the power is spread over a wide spectrum including the two first lobes. A finite value of  $Q$  ( $Q = 8$ ) guarantees good switching conditions. The load has been set to  $50 \Omega$  ( $R_L$ ) considering emission filter and antennas as ideal. The calculation for Class E network components is:

$$C_0 = \frac{1}{(Q-1.15249) \times R_{load} \times \omega_0}, \quad L_0 = \frac{1}{C_0 \omega_0^2}, \quad (4)$$

$$C_{shunt} = \frac{0.1836}{R_{load} \times \omega_0} - C_{DS}, \quad (5)$$

$$L_{serial} = \frac{R_{load} \times 1.15249}{\omega_0}. \quad (6)$$

In this study we use a GaAs E-PHEMT, Avago ATF50189 transistor.

It is a high linearity and medium power FET (29dBm output power at 1dB gain compression). The class E amplifier has been designed to work at LTE frequency band. Input matching network has been designed keeping in mind that it should not filter the wide spectrum signal provided by the architecture. The goal is to preserve constant envelope property while mainly amplifying the information. Simulated amplifier performances show drain efficiency ( $\eta_D$ ) of 92%, overall efficiency ( $\eta_0$ ) of 89% and 14dB of gain for 5 dBm 1-tone input signal.

From the amplifier results, it is possible to analyze the performances of each architecture.

The performances are evaluated by the EVM and the efficiency. For the EVM, Tab. 1 gives the value in the case of a WiMAX signal characterized by a channel bandwidth of 10 MHz, 64 QAM modulation, and sampling frequency equal to three times of carrier frequency [21].

	PWM	Polar $\Sigma\Delta$	Cartesian $\Sigma\Delta$
EVM	5.1%	1.4%	3.3%

Tab. 1. EVM value for the WiMAX case with a class E PA.

It may be noted that the EVM values in the case of LTE signal are of the same order.

We evaluated the efficiencies in the case of the LTE signal in Tab. 2.

Parameters	PWM	Polar $\Sigma\Delta$	Cartesian $\Sigma\Delta$
Pin	6 dBm	6 dBm	6 dBm
Pout	16,6 dBm	13,9 dBm	12 dBm
Drain Efficiency	79,2 %	61 %	34,8 %
PAE	72,3 %	51,1 %	26,1 %
Global Efficiency	74 %	55,5 %	32 %
Global Gain	10,6 dB	7,9 dB	6 dB
PAE BW (60 MHz)	22,2 %	30,2 %	4,6 %

Tab.2. Efficiency results for the LTE case with a class E PA.

## 4. Conclusion

This paper concentrates on flexible multi-radio architectures. This kind of architectures could be used in the future for cognitive radio applications. Three architectures have been analyzed and compared: the polar architecture with  $\Sigma\Delta$  envelope modulator, the polar architecture with pulse width modulator and the cartesian  $\Sigma\Delta$  architecture. Validation is accomplished with the most critical signals in terms of power dynamics and frequency bandwidth; these are the LTE and mobile WiMAX.

PWM architecture shows better power efficiency. But, it was shown that although the global efficiency of  $\Sigma\Delta$  polar architecture was lower than PWM architecture, performance in the band of interest around the carrier was better. The polar  $\Sigma\Delta$  architecture provides an output power lower than the PWM architecture but slightly degrades the emitted signal. Cartesian  $\Sigma\Delta$  architecture is that which has the lowest output power and efficiency. The final choice of architecture is a compromise between required perform-



ances and reconfigurability. Moreover, taking into account the emission filter in an integrated technology involves a co-design.

## Acknowledgements

This research was partially supported by the French Research program CROLLES II “nano 2008” and “nano 2012”.

## References

- [1] KAHN, L. R. Single sideband transmission by envelope elimination and restoration. *Proc. IRE*, July 1952, vol. 40, no. 7, p. 803-806.
- [2] RAAB, F., et al. RF and microwave power amplifier and transmitter technologies. *High Frequency Electronics*, May-November 2003, p. 22-49.
- [3] STAUDINGER, J. et al. High efficiency CDMA RF power amplifier using dynamic envelope tracking technique. In *Int. Microwave Symp. Digest*. Boston (MA), June 13-15, 2000, vol. 2, p. 873-876.
- [4] LIE, D.Y.C., YAN LI, LOPEZ, J., STANLEY WU, TZU-YIN YANG Design of highly-efficient wideband RF polar transmitters using Envelope-Tracking (ET) for mobile WiMAX/Wibro applications. In *Proc. 8th International Conference on ASIC, 2009. ASICON '09*. IEEE, Changsha, Hunan, Oct. 2009, p. 347-350.
- [5] COX, D. Linear amplification with nonlinear components. *IEEE Transactions on Communications*, Dec 1974, vol. 22, no. 12, p. 1942 – 1945.
- [6] COX, D. A high-efficiency RF transmitter using VCO-derived synthesis: CALLUM. In *Proc. of IEEE Radio and Wireless Conference, RAWCON*. USA, 1998, p. 137-140.
- [7] COX, D. Linear amplification by sampling techniques: A new application for delta coders. *IEEE Transactions on Communications*, Aug 1975, vol. 23, no. 8, p. 793 – 798.
- [8] DIET, A., VILLEGAS, M., BAUDOUIN, G. EER-LINC RF transmitter architecture for high PAPR signals using switched power amplifiers. *Physical Communication*, ELSEVIER, Dec. 2008, p. 248-254.
- [9] WAGH, P., MIDYA, P. High-efficiency switched mode RF power amplifier. In *42nd Midwest Symposium on Circuits and Systems*, 1999, p. 1044-1047.
- [10] JAYARAMAN, A., CHEN, P. F., HANINGTON, G. et al. Linear high-efficiency microwave power amplifiers using bandpass delta-sigma modulators. *IEEE Microwave and Guided Wave Letters*, 1998, vol. 8, no. 3, p. 121-123.
- [11] BERLAND, C., HIBON, I., BERCHER, J.-F., VILLEGAS, M., BELOT, D., PACHE, D., LE GOASCOZ, V. A transmitter architecture for Nonconstant Envelope Modulation. *IEEE Trans. Circuits and Systems II: Express Briefs*, 2006, vol. 53, no. 1, p. 13-17.
- [12] JEONG, J., WANG, Y. E. A Polar Delta-Sigma Modulation (PSDM) scheme for high efficiency wireless transmitters. In *IEEE MTT-S Int. Microwave Symp. Dig.* June 2007.
- [13] BAUDOUIN, G., BERLAND, C., VILLEGAS, M., DIET, A. Influence of time and processing mismatches between phase and envelope signals in linearization systems using Envelope Elimination and Restoration, application to hiperlan 2. In *Proc. Conf. IEEE - MTT'2003 Microwave Theory and Technique*. Philadelphia (USA), June 2003.
- [14] GUTIERREZ, J., ARIAUDO, M., PACHE, D. GAUTIER, J.-L., BERLAND, C. BiCMOS Implementation of a full-digital linearized system for complex modulation transmitter. In *Proc. of EuMW 2010*, Paris.
- [15] SUAREZ PENALOZA, M. L., BAUDOUIN, G., VILLEGAS, M. A Cartesian Sigma-Delta transmitter architecture. In *Proc. of IEEE Radio and Wireless Symposium*. USA, Jan. 2009.
- [16] Air Interface for Fixed and Mobile Broadband Wireless Access Systems Amendment 2: Physical and Medium Access Control Layers for Combined Fixed and Mobile Operation in Licensed. IEEE Std. 802.16e, 2005.
- [17] 3GPP TS 36.101 V8.3.0 (2008-09). Technical Specification 3rd Generation Partnership Project; Technical Specification Group Radio Access Network; Evolved Universal Terrestrial Radio Access (E-UTRA); User Equipment (UE) radio transmission and reception (Release 8), 2009.
- [18] SUAREZ PENALOZA, M. L., VILLEGAS, M., BAUDOUIN, G. Front-end filtering requirements on a mobile cognitive multi-radio transmitter. In *Proc. 2008 International Symposium on Wireless Personal Multimedia Communications*, Finland.
- [19] SCHREIER, R., TEMES, G. C. *Understanding Delta-Sigma Data Converters*. Wiley-IEEE Press, 2004.
- [20] NIELSEN, M., LARSEN, T. Transmitter architecture based on  $\Delta\Sigma$  modulation and switched power amplification. *IEEE Trans. on Circuits and Syst. II*, 2007, vol. 54, no. 8, p. 735-739.
- [21] ROBERT, F., SUAREZ PENALOZA, M. L., DIET, A., VILLEGAS, M., BAUDOUIN, G. Study of a polar sigma-delta transmitter associated to a high efficiency switched mode amplifier for mobile WiMAX. In *10th annual IEEE Wireless and Microwave Technology Conference, WAMICON*, 2009, USA.

## About Authors

**Geneviève BAUDOUIN** graduated from the École Nationale supérieure des Télécommunications (ENST), Paris, France, in 1977 and received the Habilitation for PHD direction from the University of Marne La Vallée in 2000. She was a lecturer at the university of Paris-Ouest; then she joined the Philips Research laboratory in France. Since 1981, she has been with ESIEE Paris. She is presently Professor with the Department of Telecommunications and Research Director at ESIEE Paris. Her research and teaching activities include wireless communications, digital signal processing.

**Martine VILLEGAS** graduated from the “Ecole Nationale Supérieure de l’Electronique et des ses Applications” (ENSEA), Paris, France, in 1981. In 2007 she received the Qualification as PHD Supervisor (HDR), from the University of Marne-la-Vallée. After an experience of some years in the industry as designer of microwave monolithic integrated circuits, she joined the world of education & investigation (ESIEE-Paris). She developed the activities in the area of the circuits and systems in radio-frequency and microwaves fields, then in the digital radio communications. She is presently Professor at ESIEE in the Telecommunications Department.

**Martha Liliana SUÁREZ PEÑALOZA** is from Bucaramanga, Colombia. She received her degree as Electrical Engineer from the Universidad Industrial de Santander in 2004. During her undergraduate studies she participated in an exchange program with the Ecole Supérieure Chimie Physique Electronique de Lyon (CPE) in 2001 in Lyon, France. In 2006 she obtained her Master degree at the University of Marne-La-Vallee. She is currently working toward a Ph.D. degree in electrical engineering at the University of Marne-la-Vallee under Prof. Genevieve Baudoin and Prof. Martine Villegas, where she is a member of the Esycom Research Center. Her research interests are in cognitive radio systems and wireless architectures.

**Antoine DIET** graduated from the Ecole Supérieure d'Ingénieurs en Electronique et Electrotechnique de Paris (ESIEE Paris) in 2001 and received the Ph.D. degree from

the University de Marne la Vallée (UMLV, Paris-Est, France) in 2005. He is currently associate professor (Maître de Conférences) at the University Paris-Sud 11 (UMR 8506 DRE - IUT de Cachan). His research topics concern digital wireless architectures, circuits, devices and antennas for wideband (UWB) and multi-band communications. He is currently focused on cognitive multi-radio front end design.

**Fabien ROBERT** received the B.S.E.E. degree from Paris-Est University, France, in 2005 and the M.S.E.E. degree from ESIEE Paris electronic school, in 2008 with a specialization in high frequency communication systems. He joined ST-Ericsson, Crolles, France in 2008 where he is finalizing his Ph.D degree. His research interests include switched mode power amplifiers, fully digital transmitter architectures and CMOS active inductors.